Data Type: Real

Real Data Type

Real data types are utilized in computer programs to represent an estimated value of a real number, as the actual real numbers are not countable and cannot be exactly represented with a finite amount of information in computers.

How Does Computer Store Real Number

- The most significant bit (MSB) is used to store the sign of the number.
- The next **11 bits** are used to store the **exponent**.
- The remaining **52 bits** are used to store the mantissa.



Double Precision IEEE 754 Floating-Point Standard

https://www.geeksforgeeks.org/ieee-standard-754-floating-point-numbers/

- EX:
$$5.5_{10} = 101.1_2 = 1.011 \times 2^2$$

=> 0 1000000001 011000 00

VHDL Constants

VHDL Real Number Constants 🗄 🖶 🦻

The following table describes the VHDL real number constants.

Table: VHDL Real Number Constants

Constant 🖨 🔶	Value 🖨 🔶	Constant 🖨 🗢	Value 🖨 🗢
math_e	E	math_log_of_2	In2
math_1_over_e	1/e	math_log_of_10	In10
math_pi	П	math_log2_of_e	log2
math_2_pi	2π	math_log10_of_e	log10
math_1_over_pi	1/ π	math_sqrt_2	$\sqrt{2}$
math_pi_over_2	π/2	math_1_oversqrt_2	1/√2
math_pi_over_3	π/3	math_sqrt_pi	$\sqrt{\pi}$
math_pi_over_4	π/4	math_deg_to_rad	2π/360
math_3_pi_over_2	3π/2	math_rad_to_deg	360/2π

https://docs.xilinx.com/r/en-US/ug901-vivado-synthesis/VHDL-Real-Number-Constants

VHDL Functions

VHDL Real Number Functions 🗄 🖶 🦻

The following table describes VHDL real number functions:

Table: VHDL Real Number Functions

ceil(x) 🖨 🗢	realmax(x,y) 🖨 🗢	exp(x) 🖨 🛛 🖨	cos(x) 🖨 🖨	cosh(x) 🖨 🌲
floor(x)	realmin(x,y)	log(x)	tan(x)	tanh(x)
round(x)	sqrt(x)	log2(x)	arcsin(x)	arcsinh(x)
trunc(x)	cbrt(x)	log10(x)	arctan(x)	arccosh(x)
sign(x)	**(n,y)	log(x,y)	arctan(y,x)	arctanh(x)
mod(x,y)	**(x,y)	sin(x)	sinh(x)	
4				

https://docs.xilinx.com/r/en-US/ug901-vivado-synthesis/VHDL-Real-Number-Constants

SION

VHDL Example

```
library IEEE;
 1
     use IEEE.STD LOGIC 1164.ALL;
 2
     use ieee.numeric_std.all;
 3
 4
 5
     entity datatype is
 6
       Port (
 7
         c : out real
   1
 8
       );
 9
  P
     end datatype;
10
     architecture Behavioral of datatype is
11
         signal a : real := 5.5;
12
13
     begin
14
15
         c <= a;
16
17
  A
     end Behavioral;
```



VHDL Example cont.



VHDL Example cont.

```
library IEEE;
     use IEEE.STD LOGIC 1164.ALL;
 2
     use ieee.numeric std.all;
 3
 4
     entity datatype is
 5
 6
        Port (
        c : out real;
          d : in real
 8
 9
        );
   .
10 - end datatype;
11
   \ominus architecture Behavioral of datatype is
12
13
14
     begin
15
                                     ✓ ➡ Synthesis (3 errors)
16 .
        c <= d;
                                           [Synth 8-27] non-constant real-valued expression not supported [datatype.vhd:15]
17
                                           [Synth 8-285] failed synthesizing module 'datatype' [datatype.vhd:12]
18 \ominus end Behavioral;
```

Fixed Point Number

In computing, fixed-point is a technique used to represent non-integer numbers by storing a fixed number of digits in their fractional part.

Floating point	Fixed point
0.999969482	32767
-1	-32768
1	out of range
0	0
0.9999	32765
0.00003051	1
-0.00003051	-1

Fixed-point to the floating-point conversion table.

Fixed Point Number

Let F be the floating-point number to convert it to the fixed point number

- 1. Multiply it by 2ⁿ
 - a. where n is the number of bits to the right of the binary point.
- 2. Round the value to the nearest integer
- 3. If F is negative take two's complement of the value arrived at step 2.

Fixed Point Number Example

 $0.9999_{10} = 0.1111111111110010111_{2}$

=> fixed point number when n = 15

$$=> 11111111111100_2 = 32765_{10} = 0.9999 \times 2^{15}$$

To convert back to decimal

Fixed-Point Package

Has different built in functions / data types

- to_sfixed
- to_real
- sfixed
- real_vector -

\leftarrow \rightarrow \checkmark \uparrow \square \Rightarrow This PC \Rightarrow Local Di	isk (C:) > Xilinx > Vivado > 2023.2 > data > vhdl >	2008 > IEEE ~	ර 🔎 Search IEEE
	Name	Date modified	Туре
> 🖈 Quick access	contexts.vhdl	10/13/2023 9:36 PM	VHDL File
> 👝 OneDrive - Personal	fixed_float_types.vhdl	10/13/2023 9:36 PM	VHDL File
Y This PC	fixed_generic_pkg.vhdl	10/13/2023 9:36 PM	VHDL File
	fixed_generic_pkg-body.vhdl	10/13/2023 9:36 PM	VHDL File
> J 3D Objects	fixed_pkg.vhdl	10/13/2023 9:36 PM	VHDL File
> Desktop	float_generic_pkg.vhdl	10/13/2023 9:36 PM	VHDL File
> 🔮 Documents	float_generic_pkg-body.vhdl	10/13/2023 9:36 PM	VHDL File
> 👆 Downloads	float_pkg.vhdl	10/13/2023 9:36 PM	VHDL File
> 👌 Music	math_complex.vhdl	10/13/2023 9:36 PM	VHDL File
> Pictures	math_complex-body.vhdl	10/13/2023 9:36 PM	VHDL File
A Middae	math_real.vhdl	10/13/2023 9:36 PM	VHDL File
	math_real-body.vhdl	10/13/2023 9:36 PM	VHDL File
> Local Disk (C:)	numeric_bit.vhdl	10/13/2023 9:36 PM	VHDL File
> 💣 Network	🥅 numeric_bit_unsigned.vhdl	10/13/2023 9:36 PM	VHDL File
Street and states to a second	numeric_bit_unsigned-body.vhdl	10/13/2023 9:36 PM	VHDL File
	numeric_bit-body.vhdl	10/13/2023 9:36 PM	VHDL File
	numeric_std.vhdl	10/13/2023 9:36 PM	VHDL File
	numeric_std_unsigned.vhdl	10/13/2023 9:36 PM	VHDL File
	numeric_std_unsigned-body.vhdl	10/13/2023 9:36 PM	VHDL File
	numeric_std-body.vhdl	10/13/2023 9:36 PM	VHDL File
	std_logic_1164.vhdl	10/13/2023 9:36 PM	VHDL File
	std_logic_1164-body.vhdl	10/13/2023 9:36 PM	VHDL File
	std logic textio.vhdl	10/13/2023 9:36 PM	VHDL File

Fixed-Point Package - to_sfixed

→ 👻 🛧 📴 > This PC → Local D	isk (C:) > Xilinx > Vivado > 2023.2 > data > vhdl > 2	2008 > IEEE	C Search IEE
	Name	Date modified	Туре
A Quick access	Contexts.vhd	10/13/2023 9:36 PM	VHDL File
📥 OneDrive - Personal	fixed_float_types.vhdl	10/13/2023 9:36 PM	VHDL File
This DC	fixed_generic_pkg.vhdl	10/13/2023 9:36 PM	VHDL File
	fixed_generic_pkg-body.vhdl	10/13/2023 9:36 PM	VHDL File
JD Objects	fixed_pkg.vhdl	10/13/2023 9:36 PM	VHDL File
Cesktop	float_generic_pkg.vhdl	10/13/2023 9:36 PM	VHDL File
Documents	float_generic_pkg-body.vhdl	10/13/2023 9:36 PM	VHDL File
🖶 Downloads	float_pkg.vhdl	10/13/2023 9:36 PM	VHDL File
h Music	math_complex.vhdl	10/13/2023 9:36 PM	VHDL File
E Pictures	math_complex-body.vhdl	10/13/2023 9:36 PM	VHDL File
Widees	math_real.vhdl	10/13/2023 9:36 PM	VHDL File
Videos	math_real-body.vhdl	10/13/2023 9:36 PM	VHDL File
Local Disk (C:)	🦉 numeric_bit.vhdl	10/13/2023 9:36 PM	VHDL File
🔿 Network	🧾 numeric_bit_unsigned.vhdl	10/13/2023 9:36 PM	VHDL File
	numeric_bit_unsigned-body.vhdl	10/13/2023 9:36 PM	VHDL File
	🥅 numeric_bit-body.vhdl	10/13/2023 9:36 PM	VHDL File
	mumeric_std.vhdl	10/13/2023 9:36 PM	VHDL File
	numeric_std_unsigned.vhdl	10/13/2023 9:36 PM	VHDL File
	numeric_std_unsigned-body.vhdl	10/13/2023 9:36 PM	VHDL File
	numeric_std-body.vhdl	10/13/2023 9:36 PM	VHDL File
	std_logic_1164.vhdl	10/13/2023 9:36 PM	VHDL File
	std_logic_1164-body.vhdl	10/13/2023 9:36 PM	VHDL File
	std_logic_textio.vhdl	10/13/2023 9:36 PM	VHDL File

fixed_generic_pkg.vhdl - Notepad				<u></u>		×
File Edit Format View Help						
function to_sfixed (arg : intege constant left_index : inte constant right_index : int constant overflow_style : fix constant round_style : fix return unresolved_sfixed;	er; integer eger; left index eger ked_overflow_style_ ked_round_style_typ	(high index := 0; ri type := FIXI ve := FIXE) ght index ED_OVERFLC D_ROUND_S	ow_style Style)		^
function to_sfixed (arg : intege size_res : unres constant overflow_style : fix constant round_style : fix return unresolved_sfixed;	er; integ olved_sfixed; fo æd_overflow_style_ æd_round_style_typ	ier r size only type := FIXI ee := FIXE	ED_OVERFLC D_ROUND_S)w_style Style)	;;	
Real to sfixed function to_sfixed (arg : real; constant left_index : inte constant right_index : int constant overflow_style : fix constant round_style : fix constant guard_bits : na return unresolved_sfixed;	real eger; left index eger; right inde ked_overflow_style_ ed_round_style_typ tural	(high index) x type := FIX e := FIXE := FIXED_G	ed_overflc D_round_s Uard_bits)	OW_STYLE STYLE;	;	
function to_sfixed (arg : real; size_res : unres constant overflow_style : fix constant round_style : fix constant guard_bits : na return unresolved_sfixed;	real olved_sfixed; fo (ed_overflow_style_ ed_round_style_typ tural	r size only type := FIXI ve := FIXE := FIXED_G	ED_OVERFLC D_ROUND_S UARD_BITS)	DW_STYLE STYLE;		
						>
	Ln 849, Col 1	100%	Unix (LF)	UTF-	8	

Fixed-Point Package Usage

v 🗎 Design S	Sources (1)		Name	Value
🔵 🎞 pr	roto(Behavioral) (p	proto.vhd)	14 output	0.08984375
> 🚞 Constrai	ints	Source Node Prope	erties	Ctrl+E
🗸 🚞 Simulati	on Sources 🛛 🚘	Open File		Alt+O
	1 (1)	Open With		F
ource File Prope	rties			
proto.vhd				
Location: Type:	C:/Users/hill0/Desk	top/JL/college/FSU/TA/Ne	ew folder/proto/proto.s	rcs/sources_1/new
Location: Type: Library: Size:	C:/Users/hill0/Desk VHDL 2008 ···· xil_defaultlib ···· 0.4 KB	top/JL/college/FSU/TA/Ne	ew folder/proto/proto.s	rcs/sources_1/new
Location: Type: Library: Size: Modified:	C:/Users/hillo/Desk VHDL 2008 ···· xil_defaultlib ···· 0.4 KB Today at 01:06:44 A	top/JL/college/FSU/TA/Ne	ew folder/proto/proto.s	rcs/sources_1/new
Location: Type: C Library: Size: Modified: Copied to:	C:/Users/hill0/Desk VHDL 2008 ···· xil_defaultlib ···· 0.4 KB Today at 01:06:44 A C:/Users/hill0/Desk	top/JL/college/FSU/TA/Ne	ew folder/proto/proto.s	rcs/sources_1/new
Location: Type: C Library: Size: Modified: Copied to: Read-only:	C:/Users/hill0/Desk VHDL 2008 ···· xil_defaultiib ···· 0.4 KB Today at 01:06:44 A C:/Users/hill0/Desk No	top/JL/college/FSU/TA/Ne	ew folder/proto/proto.s	rcs/sources_1/new rcs/sources_1/new
Location: Type: Library: Size: Modified: Copied to: Read-only: Encrypted:	C:/Users/hill0/Desk VHDL 2008 ···· xil_defaultiib ···· 0.4 KB Today at 01:06:44 A C:/Users/hill0/Desk No No	top/JL/college/FSU/TA/Ne	ew folder/proto/proto.s ew folder/proto/proto.s	rcs/sources_1/new rcs/sources_1/new
Location: Type: Library: Size: Modified: Copied to: Read-only: Encrypted: Core Container:	C:/Users/hill0/Desk VHDL 2008 ···· xil_defaultlib ···· 0.4 KB Today at 01:06:44 A C:/Users/hill0/Desk No No No	top/JL/college/FSU/TA/Ne	ew folder/proto/proto.s	rcs/sources_1/new rcs/sources_1/new

1	library IEEE;
2	use IEEE.STD_LOGIC_1164.ALL;
3	use ieee.numeric_atd .all;
4	use ieee.math_real.all;
5 }	use ieee.fixed_pkg.all;

Fixed-Point Package Code Example



Fixed-Point Package Code Example



Fixed-Point Package Code Example library IEEE: use IEEE.Std_logio_1164.all; 3 use IEEE.Numeric_Std.all; 4 use jeee.math_real.all; library IEEE; 11 5 **Testbench Code** 2 : use IEEE.STD_LOGIC_1164.ALL; 6 lentity proto_tb is iend: 3 use ieee.numeric_std .all; 4 use jeee.math_real.all; 9 architecture bench of proto th is 10 5 use ieee.fixed_pkg.all; component proto 12 6 Port (output : out real; 70 entity proto is 14 x1 : in integer 8 ; Port (15); end component; 9 output : out real; 17 x1 : in integer 10 18 function to_fixed 19 11 1); 20 number : real: 12 白 end proto; bit_length : integer 22) 13 1 23 return integer is architecture Behavioral of proto is 14 0 24 hegin 25 return integer(number * 2.0 ** (bit_length)); 15 signal signed_x1 = signed(15 downto 0): 26 end to fixed: signal fixed_x1 : sfixed(3 downto -12); 16 27 28 signal output: real; 17 begin. 29 signal x1: integer ; 18 signed_x1 <= to_signed(x1, 16): 30 31 begin 19 0 fixed_x1 <= to_sfixed(x1, 15);</pre> 32 0 output <= to_real(fixed_x1);</pre> 20 33 uut: proto port map (output => output, 34 $x1 \Rightarrow x1$); 21 A 'end; 35 36 stimulus: process 37 variable rand : real; 38 begin 39 rand := 0.0898; 0 40 x1 <= to_fixed(rand, 12);</pre> VHDL Code 41 42 wait; 43 end process;

44 45 46

end;

Fixed-Point Package Code Limitation

The package cannot be used within the testbench file

- It will not compile

The output cannot take any non-constant real value

- Have to output in different data type



Fixed-Point Alternative

Creating a function that does similar action as the to_sfixed

```
18
            function to_fixed
19
20
                  number : real:
                 bit_length : integer
              )
23
              return integer is
24
              begin
25
                  return integer(number * 2.0 ** (bit_length));
26
              end to_fixed;
27
28
            signal output: real;
29
            signal x1: integer ;
```

21

22

Keep the data type as "integer"

Real

Fixed-Point Alternative





$$f(\mathbf{x}) = \left(4 - 2.1x_1^2 + \frac{x_1^4}{3}\right)x_1^2 + x_1x_2 + (-4 + 4x_2^2)x_2^2$$

Global Minimum:

https://www.sfu.ca/~ssurjano/camel6.html

 $f(\mathbf{x}^*) = -1.0316$, at $\mathbf{x}^* = (0.0898, -0.7126)$ and (-0.0898, 0.7126)

Convert back to decimal

$$=> -34610194_{10} / 2^{25} = -1.03146415949_{10}$$

Global Minimum:

 $f(\mathbf{x}^*) = -1.0316$, at $\mathbf{x}^* = (0.0898, -0.7126)$ and (-0.0898, 0.7126)



Name	Value	,999,995 ps	999,996 ps	999,997 ps	999,998 ps	^{999,999} ps
🔠 output	-34610194			-34610194		
₩ x12	270584			270584		
] a x14	2182			2182		
a x22	17038899			17038899		
] a x1x2	-2147198			-2147198		



Place Design (103 errors)

Place 30-415] IO Placement failed due to overutilization. This design contains 160 I/O ports while the target device: 7a35t package: cpg236, contains only 106 available user I/O. The target device has 106 usable I/O pins of which 0 are already occupied by user-locked I/Os. To rectify this issue:

1. Ensure you are targeting the correct device and package. Select a larger device or different package if necessary.

2. Check the top-level ports of the design to ensure the correct number of ports are specified.

3. Consider design changes to reduce the number of I/Os necessary.

