


Data Type:
Real

Real Data Type

Real data types are utilized in computer programs to represent an estimated value of a real number, as the actual real numbers are not countable and cannot be exactly represented with a finite amount of information in computers.

How Does Computer Store Real Number

- The **most significant bit (MSB)** is used to store the **sign** of the number.
- The next **11 bits** are used to store the **exponent**.
- The remaining **52 bits** are used to store the **mantissa**.



Double Precision
IEEE 754 Floating-Point Standard

<https://www.geeksforgeeks.org/ieee-standard-754-floating-point-numbers/>

- EX: $5.5_{10} = 101.1_2 = 1.011 \times 2^2$
 $\Rightarrow 0\ 10000000001\ 011000\ \dots\ 00$

VHDL Constants

VHDL Real Number Constants

The following table describes the VHDL real number constants.

Table: VHDL Real Number Constants











| Constant | Value | Constant | Value |
|------------------|-----------|-------------------|---------------|
| math_e | E | math_log_of_2 | ln2 |
| math_1_over_e | 1/e | math_log_of_10 | ln10 |
| math_pi | π | math_log2_of_e | log2 |
| math_2_pi | 2 π | math_log10_of_e | log10 |
| math_1_over_pi | 1/ π | math_sqrt_2 | $\sqrt{2}$ |
| math_pi_over_2 | $\pi/2$ | math_1_oversqrt_2 | 1/ $\sqrt{2}$ |
| math_pi_over_3 | $\pi/3$ | math_sqrt_pi | $\sqrt{\pi}$ |
| math_pi_over_4 | $\pi/4$ | math_deg_to_rad | 2 $\pi/360$ |
| math_3_pi_over_2 | 3 $\pi/2$ | math_rad_to_deg | 360/2 π |

VHDL Functions

VHDL Real Number Functions

The following table describes VHDL real number functions:

Table: VHDL Real Number Functions

| ceil(x)   | realmax(x,y)   | exp(x)   | cos(x)   | cosh(x)   |
|--|---|--|---|--|
| floor(x) | realmin(x,y) | log(x) | tan(x) | tanh(x) |
| round(x) | sqrt(x) | log2(x) | arcsin(x) | arcsinh(x) |
| trunc(x) | cbrt(x) | log10(x) | arctan(x) | arccosh(x) |
| sign(x) | ** (n,y) | log(x,y) | arctan(y,x) | arctanh(x) |
| mod(x,y) | ** (x,y) | sin(x) | sinh(x) | |

VHDL Example


```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use ieee.numeric_std.all;
4
5  entity datatype is
6      Port (
7          c : out real
8      );
9  end datatype;
10
11 architecture Behavioral of datatype is
12     signal a : real := 5.5;
13 begin
14
15     c <= a;
16
17 end Behavioral;
```

64 Cells 64 I/O Ports 66 Nets




VHDL Example cont.

| Part | I/O Pin Count | Available IOBs | LUT Elements | FlipFlops | Block RAMs | Ultra RAMs | DSPs | HNICX | BUFGs | DDRMCS | NOC2_NMUs |
|-----------------|---------------|----------------|--------------|-----------|------------|------------|------|-------|-------|--------|-----------|
| xc7a15tcbg236-1 | 236 | 106 | 10400 | 20800 | 25 | 0 | 45 | | 32 | | 0 |
| xc7a35tcbg236-1 | 236 | 106 | 20800 | 41600 | 50 | 0 | 90 | | 32 | | 0 |
| xc7a50tcbg236-1 | 236 | 106 | 32600 | 65200 | 75 | 0 | 120 | | 32 | | 0 |



VHDL Example cont.

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use ieee.numeric_std.all;
4
5  entity datatype is
6      Port (
7          c : out real;
8          d : in real
9      );
10 end datatype;
11
12 architecture Behavioral of datatype is
13
14 begin
15
16     c <= d;
17
18 end Behavioral;
```

⌵  Synthesis (3 errors)

- ❗ [Synth 8-27] non-constant real-valued expression not supported [[datatype.vhd:15](#)]
- ❗ [Synth 8-285] failed synthesizing module 'datatype' [[datatype.vhd:12](#)]

Fixed Point Number

In computing, fixed-point is a technique used to represent non-integer numbers by storing a fixed number of digits in their fractional part.

| Floating point | Fixed point |
|----------------|--------------|
| 0.999969482 | 32767 |
| -1 | -32768 |
| 1 | out of range |
| 0 | 0 |
| 0.9999 | 32765 |
| 0.00003051 | 1 |
| -0.00003051 | -1 |

Fixed-point to the floating-point conversion table.

Fixed Point Number

Let F be the floating-point number to convert it to the fixed point number

1. Multiply it by 2^n
 - a. where n is the number of bits to the right of the binary point.
2. Round the value to the nearest integer
3. If F is negative take two's complement of the value arrived at step 2.

Fixed Point Number Example

$$0.9999_{10} = 0.1111111111111110010111_2$$

=> fixed point number when $n = 15$

$$\Rightarrow 11111111111111100_2 = 32765_{10} = 0.9999 \times 2^{15}$$


To convert back to decimal

$$\Rightarrow 32765_{10} / 2^{15} = 0.99990844726_{10}$$

Fixed-Point Package

Has different built in functions / data types

- `to_sfixed`
- `to_real`
- `sfixed`
- `real_vector`



Fixed-Point Package - to_sfixed

The image shows a file explorer window on the left and a Notepad window on the right. The file explorer is displaying the directory structure: This PC > Local Disk (C:) > Xilinx > Vivado > 2023.2 > data > vhdl > 2008 > IEEE. The file list includes various VHDL files, with 'fixed_generic_pkg.vhdl' highlighted. An arrow points from this file to the Notepad window. The Notepad window is titled 'fixed_generic_pkg.vhdl - Notepad' and contains the following VHDL code:

```
function to_sfixed (  
  arg          : integer; -- integer  
  constant left_index  : integer; -- left index (high index)  
  constant right_index : integer := 0; -- right index  
  constant overflow_style : fixed_overflow_style_type := FIXED_OVERFLOW_STYLE;  
  constant round_style  : fixed_round_style_type := FIXED_ROUND_STYLE)  
  return unresolved_sfixed;
```


```
function to_sfixed (  
  arg          : integer; -- integer  
  size_res     : unresolved_sfixed; -- for size only  
  constant overflow_style : fixed_overflow_style_type := FIXED_OVERFLOW_STYLE;  
  constant round_style  : fixed_round_style_type := FIXED_ROUND_STYLE)  
  return unresolved_sfixed;
```

```
-- Real to sfixed  
function to_sfixed (  
  arg          : real; -- real  
  constant left_index  : integer; -- left index (high index)  
  constant right_index : integer; -- right index  
  constant overflow_style : fixed_overflow_style_type := FIXED_OVERFLOW_STYLE;  
  constant round_style  : fixed_round_style_type := FIXED_ROUND_STYLE;  
  constant guard_bits   : natural := FIXED_GUARD_BITS)  
  return unresolved_sfixed;
```

```
function to_sfixed (  
  arg          : real; -- real  
  size_res     : unresolved_sfixed; -- for size only  
  constant overflow_style : fixed_overflow_style_type := FIXED_OVERFLOW_STYLE;  
  constant round_style  : fixed_round_style_type := FIXED_ROUND_STYLE;  
  constant guard_bits   : natural := FIXED_GUARD_BITS)  
  return unresolved_sfixed;
```

The status bar at the bottom of the Notepad window shows 'Ln 849, Col 1', '100%', 'Unix (LF)', and 'UTF-8'.

Fixed-Point Package Usage



The screenshot shows the Xilinx IDE interface. The 'Sources' window displays a project tree with 'proto(Behavioral) (proto.vhd)' selected. The 'Objects' window shows a table with 'output' and value '0.08984375'. The 'Source File Properties' dialog is open for 'proto.vhd', showing it is enabled and located at 'C:/Users/hill0/Desktop/JL/college/FSU/TA/New folder/proto/proto.srcs/sources_1/new'. The 'Type' is set to 'VHDL 2008', which is circled in red. The 'Library' is 'xil_defaultlib'. The 'Used In' section shows 'Synthesis' and 'Simulation' are both checked.

| Name | Value |
|--------|------------|
| output | 0.08984375 |

Source File Properties

proto.vhd

Enabled

Location: C:/Users/hill0/Desktop/JL/college/FSU/TA/New folder/proto/proto.srcs/sources_1/new

Type: VHDL 2008 ...

Library: xil_defaultlib ...

Size: 0.4 KB

Modified: Today at 01:06:44 AM

Copied to: C:/Users/hill0/Desktop/JL/college/FSU/TA/New folder/proto/proto.srcs/sources_1/new

Read-only: No

Encrypted: No

Core Container: No

Used In

Synthesis

Simulation

```
1 library IEEE;  
2 use IEEE.STD_LOGIC_1164.ALL;  
3 use ieee.numeric_std.all;  
4 use ieee.math_real.all;  
5 use ieee.fixed_pkg.all;
```


Fixed-Point Package Code Example



```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.NUMERIC_STD.ALL;
4  use IEEE.MATH_REAL.ALL;
5  use ieee.fixed_pkg.all;
6
7
8  entity fixed is
9      Port (
10         fixed_output : inout sfixed(31 downto -32);
11         real_output : out real
12     );
13 end fixed;
14
15 architecture Behavioral of fixed is
16     constant x1 : real := 0.0898;
17     constant x2 : real := -0.7126;
18     constant n1 : integer := 31;
19     constant n2 : integer := -32;
20 begin
21
22     fixed_output <= to_sfixed(x1, n1, n2);
23     real_output <= to_real(fixed_output);
24
25 end Behavioral;
```

| Name | Value | 999,995 ps | 999,996 ps | 999,997 ps | 999,998 ps | 999,999 ps |
|------------------------|-------------------|------------|------------|-------------------|------------|------------|
| > fixed_output[31:-32] | 0000000016fd21ff | | | 0000000016fd21ff | | |
| real_output | 0.089799999957904 | | | 0.089799999957904 | | |
| x1 | 0.0898 | | | 0.0898 | | |

Fixed-Point Package Code Example



Fixed-Point Package Code Example

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use ieee.numeric_std.all;
4  use ieee.math_real.all;
5  use ieee.fixed_pkg.all;
6
7  entity proto is
8  Port (
9      output : out real;
10     x1 : in integer
11 );
12 end proto;
13
14 architecture Behavioral of proto is
15     -- signal signed_x1 : signed(15 downto 0);
16     signal fixed_x1 : sfixed(3 downto -12);
17 begin
18     -- signed_x1 <= to_signed(x1, 16);
19     fixed_x1 <= to_sfixed(x1, 15);
20     output <= to_real(fixed_x1);
21 end;
```

VHDL Code

Testbench Code

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.all;
3  use IEEE.Numeric_Std.all;
4  use ieee.math_real.all;
5
6  entity proto_tb is
7  end;
8
9  architecture bench of proto_tb is
10
11     component proto
12     Port (
13         output : out real;
14         x1 : in integer
15     );
16 end component;
17
18 function to_fixed
19 (
20     number : real;
21     bit_length : integer
22 )
23 return integer is
24 begin
25     return integer(number + 2.0 ** (bit_length));
26 end to_fixed;
27
28 signal output : real;
29 signal x1 : integer ;
30
31 begin
32
33 uut : proto port map ( output => output,
34                     x1 => x1 );
35
36 stimulus : process
37     variable rand : real;
38 begin
39     rand := 0.0898;
40     x1 <= to_fixed(rand, 12);
41
42     wait;
43 end process;
44
45
46 end;
```

Fixed-Point Package Code Limitation

The package cannot be used within the testbench file

- It will not compile

The output cannot take any non-constant real value

- Have to output in different data type

```
1 |
2 | library IEEE;
3 | use IEEE.STD_LOGIC_1164.ALL;
4 | use ieee.numeric_std.all;
5 | use ieee.math_real.all;
6 | use ieee.fixed_pkg.all;
7 |
8 | entity proto is
9 |     Port (
10 |         output : out real;
11 |         x1 : in integer
12 |     );
13 | end proto;
14 |
15 | architecture Behavioral of proto is
16 |     signal signed_x1 : signed(15 downto 0);
17 |     signal fixed_x1 : fixed(3 downto -12);
18 | begin
19 |     signed_x1 <= to_signed(x1, 16);
20 |     fixed_x1 <= to_sfixed(x1, 15);
21 |     output <= to_real(fixed_x1);
22 | end;
```

Testbench Code

```
1 | library IEEE;
2 | use IEEE.Std_logic_1164.all;
3 | use IEEE.Numeric_std.all;
4 | use ieee.math_real.all;
5 |
6 | entity proto_tb is
7 | end;
8 |
9 | architecture bench of proto_tb is
10 |
11 |     component proto
12 |     Port (
13 |         output : out real;
14 |         x1 : in integer
15 |     );
16 | end component;
17 |
18 | function to_fixed
19 | (
20 |     number : real;
21 |     bit_length : integer
22 | )
23 | return integer is
24 | begin
25 |     return integer(number * 2.0 ** (bit_length));
26 | end to_fixed;
27 |
28 | signal output : real;
29 | signal x1 : integer;
30 |
31 | begin
32 |
33 |     uut: proto port map ( output => output,
34 |                         x1 => x1 );
35 |
36 |     stimulus: process
37 |     variable rand : real;
38 |     begin
39 |         rand := 0.0099;
40 |         x1 <= to_integer(to_real(rand, 12));
41 |
42 |     wait;
43 | end process;
44 |
45 |
46 | end;
```

VHDL Code

Fixed-Point Alternative

Creating a function that does similar action as the `to_sfixed`


```
18 : function to_fixed
19 :   (
20 :     number : real;
21 :     bit_length : integer
22 :   )
23 :   return integer is
24 :   begin
25 :     return integer(number * 2.0 ** (bit_length));
26 :   end to_fixed;
27 :
28 : signal output : real;
29 : signal x1 : integer ;
```

Keep the data type as “integer”




Real


Fixed-Point Alternative



Six-Hump Camel-Back Function



Six-Hump Camel-Back Function



$$f(\mathbf{x}) = \left(4 - 2.1x_1^2 + \frac{x_1^4}{3}\right)x_2^2 + x_1x_2 + (-4 + 4x_2^2)x_2^2$$

Global Minimum:

$$f(\mathbf{x}^*) = -1.0316, \text{ at } \mathbf{x}^* = (0.0898, -0.7126) \text{ and } (-0.0898, 0.7126)$$

Fixed-point Example

Convert back to decimal

$$\Rightarrow -34610194_{10} / 2^{25} = -1.03146415949_{10}$$

Global Minimum:

$$f(\mathbf{x}^*) = -1.0316, \text{ at } \mathbf{x}^* = (0.0898, -0.7126) \text{ and } (-0.0898, 0.7126)$$

Fixed-point Example

```
39 stimulus: process
40     variable rand1 : real;
41     variable rand2 : real;
42     constant n : integer := 25;
43 begin
44     ○ rand1 := 0.0898;
45     ○ rand2 := -0.7126;
46
47     ○ x12 <= to_fixed(rand1**2, n);
48     ○ x14 <= to_fixed(rand1**4, n);
49     ○ x22 <= to_fixed(rand2**2, n);
50     ○ x1x2 <= to_fixed(rand1*rand2, n);
```

Testbench Code


VHDL Code

```
5
6
7 entity proto is
8     Port (
9         output : out integer;
10        x12,x14, x22, x1x2 : in integer
11    );
12 end proto;
13
14 architecture Behavioral of proto is
15
16     function to_fixed
17     (
18         number : real;
19         bit_length : integer
20     )
21     return integer is
22     begin
23         return integer(number * 2.0 ** (bit_length));
24     end to_fixed;
25
26     constant n1 : integer := 25;
27     constant n2 : integer := 20;
28
29 begin
30
31     ○ output <= (((to_fixed(4.0, n1) - ((to_fixed(2.1, n1) * x12)/(2**n1))) + (x14 / 3))
32                / (2**n1) + x12) + x1x2 + ((to_fixed(-4.0, n1) + (4 + x22)) / (2**(n2)) + x22 / (2**(n1-n2)));
33
34 end;
```

Fixed-point Example


| Name | Value | 999,995 ps | 999,996 ps | 999,997 ps | 999,998 ps | 999,999 ps |
|--------|-----------|------------|------------|------------|------------|------------|
| output | -34610194 | | | -34610194 | | |
| x12 | 270584 | | | 270584 | | |
| x14 | 2182 | | | 2182 | | |
| x22 | 17038899 | | | 17038899 | | |
| x1x2 | -2147198 | | | -2147198 | | |

Fixed-point Example



Fixed-point Example

Place Design (103 errors)

-  [Place 30-415] IO Placement failed due to overutilization. This design contains 160 I/O ports while the target device: 7a35t package: cpg236, contains only 106 available user I/O. The target device has 106 usable I/O pins of which 0 are already occupied by user-locked I/Os. To rectify this issue:
1. Ensure you are targeting the correct device and package. Select a larger device or different package if necessary.
 2. Check the top-level ports of the design to ensure the correct number of ports are specified.
 3. Consider design changes to reduce the number of I/Os necessary.

Fixed-point Example

